LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: hy kim<boina9456@h...>
    Date: Thu Jul 8 03:07:08 CEST 2004
    Subject: [openrisc] fyi
    Top
    fyi....

    <Used Block RAM for or1200>

    Sub block 4K cache with RAM4 8K Cache with RAM4 8K cache with RAM8

    Dmmu 3 3 2
    Immu 3 3 2
    IC 10 19 5
    DC 10 19 5
    RF 4 4 2
    DU 8 8 4

    Total Block RAM 38 56 20

    * RAM4 : Xilinx Virtex/Spartan-II/Spartan-IIE series ...
    * RAM8 : Xilinx Virtex-II ...

    * only for reference, no guarantee hy kim<boina9456@h...>

    best regards

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.