LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matjaz Breskvar<phoenix@o...>
    Date: Tue Jun 8 03:39:03 CEST 2004
    Subject: [openrisc] the following instructions are generated by gcc?
    Top
    * whli_interqos@y... (whli_interqos@y...) wrote:
    > Hi all,
    > I wrote an assembly code for the following instructions individually.
    > And I ran the program in the simulator, I found that the simulator
    > aborted abnormally.
    > l.addc
    > l.rori
    > l.srai
    > l.lws
    > I wonder if they are supported by the simulator and generated by the
    > gcc compiler?

    what's the simulator output ?

    regards,
    p.

    ReferenceAuthor
    [openrisc] the following instructions are generated by gcc?Whli_interqos

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.