LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Johan Rydberg<jrydberg@g...>
    Date: Fri May 14 11:48:04 CEST 2004
    Subject: [openrisc] 1 bit condition code register
    Top

    On Fri, 14 May 2004, kavi wrote:

    : As the developers state, this permits for higher performance in terms of
    : cycle time
    : as well as deeper pipelines.

    That might very well be true, but I'm afraid that it's a bit too late
    to change the OpenRISC 1000 ISA.

    ~j

    ReferenceAuthor
    [openrisc] 1 bit condition code registerKavi

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.