LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Ben A. Abderazek<ben@s...>
    Date: Thu Jan 29 07:49:04 CET 2004
    Subject: [openrisc] memory mapped I/O
    Top
    Hi,
    I am trying to select the addresses of several I/O ports ( COM, LPT1, MOUSE,
    and VGA) for a new designed processor.
    I want first to know, what are the general rules of I/O mapping.? Also, how
    can I select a good mapping so that I can add other I/O in the future
    expansion of the architecture.

    Thank you for your help.

    /Ben
    UEC, IS
    www.uec.ac.jp



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.