LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Marko Mlinar<markom@o...>
    Date: Fri Jan 23 13:46:44 CET 2004
    Subject: [openrisc] ORP memory layout
    Top
    Yes!

    On Friday 23 January 2004 13:30, Heiko Panther wrote:
    > > no, you should use exactly the same executable on or1ksim and your HW.
    > > What is usually done is than when system starts, MC (momory controller)
    > > is not inicialized and flash is seen all over the address map. Therefore
    > > or1k has no problems booting from 0x100. Next, or1k jumps to the address
    > > where flash will reside after the inicialization of MC. MC inicialization
    > > is done and RAM gets visible at 0.
    >
    > Does or1ksim simulate this behaviour? What do I have to do so this
    > behaviour is simulated? Are the sim.cfg "ce" properties of the memory
    > areas important for this?
    >
    > Heiko
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc


    ReferenceAuthor
    [openrisc] ORP memory layoutHeiko Panther

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.