LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Heiko Panther<heiko.panther@w...>
    Date: Thu Jan 22 16:12:22 CET 2004
    Subject: [openrisc] ORP memory layout
    Top
    ORP.txt says there is 1G RAM at address 0x0. OR1000 wants to find its
    reset vector at addr 0x100. So obviously, steps must be taken to have
    program code available in the RAM area after reset.

    The ORP HDL code mirrors the ROM temporarily to address 0x0. So that is
    a possible solution. Still I don't understand why ORP places RAM at the
    processors reset address.

    But that scheme doesn't work on the or1ksim, which doesn't do the
    mirroring. Does that mean I have to build a seperate executable for use
    with or1ksim?

    Heiko

    Follow upAuthor
    [openrisc] ORP memory layoutMarko Mlinar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.