LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Robert Cragie<rcc@j...>
    Date: Mon Dec 15 19:09:22 CET 2003
    Subject: [openrisc] I can synthesize the OR1200 with synplify and Xilinx ISE
    Top
    You will have to give much more information about the problems you are
    seeing if you expect to get any help.

    Robert Cragie, Design Engineer
    _______________________________________________________________
    Jennic Ltd, Furnival Street, Sheffield, S1 4QT, UK
    http://www.jennic.com Tel: +44 (0) 114 281 2655111
    _______________________________________________________________

    > -----Original Message-----
    > From: openrisc-bounces@o...
    > [mailto:openrisc-bounces@o...]On Behalf Of cicadahz@s...
    > Sent: 15 December 2003 14:24
    > To: openrisc@o...
    > Subject: [openrisc] I can synthesize the OR1200 with synplify and Xilinx
    > ISE
    >
    >
    > I download OR1200 core and try to synthesize it with synplify and Xilinx
    > ISE, but there are always some problems there. Can anybody help me.
    > THanks very much!
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc
    >

    ReferenceAuthor
    [openrisc] I can synthesize the OR1200 with synplify and Xilinx ISECicadahz

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.