LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Brian Korsedal<BKorsedal@b...>
    Date: Thu Dec 4 16:40:37 CET 2003
    Subject: [openrisc] help on ARM7 RISC processor design
    Top
    If I recall correctly, some students did a totally asynchronous logic
    ARM core and it was open source, but ARM made them remove it from their
    website for patent or license reasons.

    There was a lot of traffic about it on Slashdot.org. It was about 6
    months to a year ago.

    I don't know if that information can be shared.

    -Brian

    -----Original Message-----
    From: openrisc-bounces@o...
    [mailto:openrisc-bounces@o...] On Behalf Of kotresht@y...
    Sent: Thursday, December 04, 2003 7:02 AM
    To: openrisc@o...
    Subject: [openrisc] help on ARM7 RISC processor design

    I would like to get the total block diagram of ARM7 core with internal
    signals.If some one has done work earlier on this it will be great to
    share
    the ideas.

    looking for a response....
    _______________________________________________
    http://www.opencores.org/mailman/listinfo/openrisc

    Follow upAuthor
    [openrisc] help on ARM7 RISC processor designPhilip Gutierrez

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.