LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Cool_ABen@s...
    Date: Wed, 19 Nov 2003 05:42:19 +0100
    Subject: [openrisc] about the or32-uclinux-sim and or32 IP core in FPGA
    Top

    Sir:
        I use the or32-uclinux-sim to simulate the file with the suffix *.or32,
    but find that or32-uclinux-sim doesn't support the instructions of l.mulu 
    and l.rori .  I don't do the reasons.
        I download the or32 IP code to the FPGA, and use the or32-uclinux-
    gdb to debug my program.  But to my disappoint,  I find that that mulu 
    does not work. can anyone give me some guidence?By the way ,I can 
    post the codes on net  to make more conveniece. 
        thanks a lot.  
                        
                                                                      bigben
         
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.