LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Damjan Lampret" <lampret@o...>
    Date: Fri, 31 Oct 2003 13:35:37 +0100
    Subject: [openrisc] test bench
    Top

    Hey !
    
    I just want to let know everyone that there will be a major additions to the
    or1200 test bench (basically the orp_soc test bench). These additions will
    go more or less straight into branch_qmem and very quickly after that become
    the HEAD revision. This should happen most likely on Sunday.
    
    There has been discussion with Matjaz who is porting Linux to change a few
    things in the MMU to have a better MMU. These changes would only affect
    those that use MMU. My understanding is that currently MMU is not used by
    anyone, so please correct me if I'm wrong. Once people start using the Linux
    port and make their own silicon that will depend on running Linux we can't
    change the MMU anymore, so the right time is now. Anyone has objections to
    change the MMU?
    
    regards,
    Damjan
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.