LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: xhf1999@y...
    Date: Fri, 31 Oct 2003 03:46:53 +0100
    Subject: Re: [openrisc] or1k, ram, rom
    Top

    Hi, 
    i have the Address Space question too.
    
    thanks.
    
    ----- Original Message ----- 
    From: christian@m...  
    To: openrisc@o...  
    Date: Thu, 30 Oct 2003 19:49:52 +0100 
    Subject: [openrisc] or1k, ram, rom 
    
    > 2. 
    > Address Space 
    > 0xf000_0000 - 0xffff_ffff Cached 256MB ROM 
    > ...
    > 0x0000_0000 - 0x3fff_ffff Cached 1GB RAM 
    > 
    > By reading some mails in this forum, the or1200 cpu reads, after 
    > reset, 
    > the address 0x100 in rom space (in flash area).  So, In fact, it 
    > has to 
    > read the instructions from 0xf0000100?  How is that possible?  How 
    > the 
    > address can be mapped into flash area?  Is there any decoder that i 
    > don't know? 
    > 
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.