LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: John.Smith@y...
    Date: Thu, 30 Oct 2003 14:07:25 +0100
    Subject: Re: [openrisc] Instruction l.mfspr ouput is not expected!
    Top

    Hi all,
    Sorry to post again!
    
    The simple test program:
    >         l.addi  r3,r0,0x0004 
    >         l.mtspr r5,r0,17 
    >         l.sw 0(r3),r5 
    
    When come to modelsim RTL simulation,r5 always stick to 0x0000.
    l.mfspr and l.mtspr can not visit special-purpose register.
    SR[SM]=1 indicate or1k is in Supervisor Mode.
    
    But I tried it in or1ksim and the result is right:r5=0x8001.
    
    I don't know what I have done wrong?
    Anyone could help me out?
    
    Thanks and Regards!
    
    
    ----- Original Message ----- 
    From: John.Smith@y...  
    To: openrisc@o...  
    Date: Wed, 29 Oct 2003 04:14:42 +0100 
    Subject: [openrisc] Instruction l.mfspr ouput is not expected! 
    
    > 
    > 
    > I tried the simple program in modelsim as the following. 
    > 
    >         l.addi  r3,r0,0x0004 
    >         l.mtspr r5,r0,17 
    >         l.sw 0(r3),r5 
    > 
    > It should be 0x8001 on dwb_dat_o,but it appeared 0x0000. 
    > The l.mtspr instruction seem not to work. 
    > Could anyone explain it to me?I don't know what mistakes I did. 
    > 
    > Thanks and Regards! 
    > 
    
    
    

    Follow upAuthor
    Re: [openrisc] Instruction l.mfspr ouput is not expected!Damjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.