LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: christian@m...
    Date: Sat, 25 Oct 2003 19:19:32 +0200
    Subject: [openrisc] Simulator ORC
    Top

    Hello,
    
    I have installed the architectural simulator.  I follow the README 
    instructions in order to install uClinux on simulator.  It seems working 
    because I can output data message into uart0.tx (command less 
    uart0.tx) file : or32-uclinux-sim -f sim.cfg linux.  But i don't see 
    anything in the second file uart0.rx.  What can I do to correct it?
    
    Is it correct that i cannot run the testbench simulator?   
    
    By typing 'make all check' (or1ksim/testbench), many errors occur.
    
    Also, I would like to get some example in order to use the simulator.  
    Like run some programs on this simulator.
    
    Thanks
    
    Christian
    
    
    

    Follow upAuthor
    Re: [openrisc] Simulator ORCMarko Mlinar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.