LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Brian Korsedal <BKorsedal@b...>
    Date: Thu, 28 Aug 2003 08:51:17 -0700
    Subject: [openrisc] Wishbone example and driver writing for uCLinux wishbone cores.
    Top

    Title: Wishbone example and driver writing for uCLinux wishbone cores.

    Hi,

    Is there an example implimentation of the Wishbone architecture?  What has to be done to make a core Wishbone compatible? 

    Also, Is there any manual on how to write drivers for cores on the Wishbone bus?  I've never written Linux drivers before.

     
    Thank you,

    Brian

    Follow upAuthor
    Re: [openrisc] Wishbone example and driver writing for uCLinux wishbone cores.Damjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.