LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "#KUGAN VIVEKANANDARAJAH#" <kugan@p...>
    Date: Thu, 21 Aug 2003 17:59:02 +0800
    Subject: [openrisc] Instruction Fetch
    Top

    
    Hi again,
    I am simulating the orp_soc to see the instruction fetch architecture.
    It seems that instruction fetch is being stalled alternate clk cycle and
    a NOP instruction is added by or1200_if. Is it because some thing is
    wrong with my or1200_defines ? Or is there any reason for this.
    
    Am I miss understanding it completely?
    
    Thanks in advance,
    Kuagn
    
    
    
    
    

    Follow upAuthor
    Re: [openrisc] Instruction FetchDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.