LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: matt.gillespie@j...
    Date: Tue, 8 Jul 2003 10:57:49 -0100
    Subject: [openrisc] code tidyup
    Top

    Are you aware that the or1200_top module has 3 wires not declared.
    
    I know that this is legal but you do list all other single wires.
    
    the missing wires are :
    
    icbiu_cab_ic
    icpu_rty_immu
    dcpu_cycstb_cpu
    
    
    
    

    Follow upAuthor
    Re: [openrisc] code tidyupDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.