LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Damon Brantley" <brantley@m...>
    Date: Sun, 06 Jul 2003 23:34:10 -0500
    Subject: Re: [openrisc] Understanding traffic cop
    Top

    One other thing I noticed.
    Following the example xsv_fpga_top.v, I set my unused targets to set bus
    error to 1. 
    The problem is that it looks like t18_ch_lower is propogating that bus
    error all the 
    way back to the cpu so it execptions with a bus error as well. This happens
    even though my 
    unused target is not selected. 
    I do not see where in the code that the propogation is stopped. Obviously
    this is not a problem 
    with the xess project or nothing would work. 
    Any suggestions on where I should look would be appreciated.
    
    Thanks,
    Damon
    
    
    
    

    ReferenceAuthor
    [openrisc] Understanding traffic copDamon Brantley

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.