LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Carlos Sánchez de La Lama <csanchez@t...>
    Date: 03 Jul 2003 19:46:23 +0200
    Subject: [openrisc] l.sys on delay slot
    Top

    Hi everybody,
    
    According to the manual, when a l.sys instruction in a delay slot is
    executed EPCR is loaded with address of corresponding jump instruction.
    However, this will result on an infinite loop, as the l.sys will be
    executed again. On a l.trap this is OK as traps are usually software
    breakpoints and the trap instruction will be removed by the service
    routine.
    
    Althought the routine servicing system calls could detect whether the
    l.sys was on a delay slot (by means of SR[DSX]), I think it will be
    better if EPCR was loaded with jump destination address in such cases.
    
    Please post your comments.
    
    Best regards,
    
    	Carlos
    
    
    

    Esta parte del mensaje esta firmada digitalmente

    Follow upAuthor
    Re: [openrisc] l.sys on delay slotMarko Mlinar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.