LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: mphan@n...
    Date: Thu, 26 Jun 2003 17:19:21 -0100
    Subject: [openrisc] Cache Modes In ORPsoc System
    Top

    Hi Damjan,
    
    We are running into some problems when we implement the ORPsoc in 
    Xilinx FPGA, we hope you can give us some hints to solve them.
    
    Here is our configuration:
    NO DATA MMU
    NO INSTRUCTION MMU
    NO DATA CACHE
    WITH INSTRUCTION CACHE ( 4 KB)
    
    But in the LAB we can only run the DC mode.
    The other three did not run: NOCACHE, IC, and ICDC.
    
    Have you seen this before.
    
    Hope you can give us some answers
    
    Thanks
    Michael Phan
    
    
    

    Follow upAuthor
    Re: [openrisc] Cache Modes In ORPsoc SystemDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.