LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "zhustudio" <zhustudio@i...>
    Date: Mon, 23 Jun 2003 19:23:45 +0800
    Subject: [openrisc] about WISHBONE
    Top

    Hi everyone

Does the orp SoC platform support WISHBONE B3 spec?
I uncommon the `define OR1200_WB_B3.
the signal CTI and BTE are ok! but the ack does not
perform Advanced Synchonous Cycle mode.

Does it perform ASCM?

	zhustudio
Email: zhustudio@i...
Date: 2003-06-23

    Follow upAuthor
    Re: [openrisc] about WISHBONEDamjan Lampret
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.