LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Christian Melki <christian.melki@a...>
    Date: Mon, 23 Jun 2003 12:28:36 +0200 (CEST)
    Subject: [openrisc] Use of test timing library?
    Top

    Hello ppl.
    
    I was thinking of adding a tlf-file for memories
    in the or1200 that could be used for blackbox
    synthesis, but with timing. I.e they are empty
    but will delay a signal according to the model.
    This would at least give a hint of memory delays.
    And make it more easy to play with "timings"
    by just altering the empty model, quick and simple.
    I do this because i dont have a memory compiler
    at my site.
    What do you think? Instead of automatically
    defaulting to tool-generated caches ( which tend to
    eat ppls mem consumption away ).. which i assume
    is a "wrong" configuration.. instead of that,
    you do the empty memory timing tlf-file instead
    and hint that this is a non-working configuration.
    
    /christian m
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.