LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Marko Mlinar <markom@o...>
    Date: Mon, 23 Jun 2003 11:45:20 +0200
    Subject: Re: [openrisc] is there a way to rebuild or1ksim from verilog source
    Top

    On Wednesday 18 June 2003 11:52, paul wrote:
    > Hi
    >
    > Is there a way to rebuild or1ksim from "or1200" *.v verilog source?
    > That is, can I add an instruction to or1200, and then rebuild the
    > or1ksim, to test the new instruction?
    This shouldn't be too much work.
    
    > If not, is there another way to test modification to or1200?
    Yes, you should write a test application, that runs in ork1sim and on RTL and 
    tests all the functionality of your instruction. You have to do this anyway.
    
    Marko
    
    
    
    
    

    ReferenceAuthor
    [openrisc] may be some bug in making binutils under cygwinZhustudio
    Re: [openrisc] cvs or1ksim broken?Paul
    [openrisc] is there a way to rebuild or1ksim from verilog sourcePaul

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.