LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: paul <paulw@m...>
    Date: Sat, 21 Jun 2003 08:13:17 -0700
    Subject: [openrisc] is Cray needed to synthesize ORP
    Top

    Hi
    
    Something is not right while I tried to synthesize ORP. My PC has 1.5G 
    of memory and 1.7G AMD processor.
    It's been 24 hours. And it's still compiling... :) Status line showing 
    "running verilog syntax check."
    Can someone give an example of how much CPU/Memory is needed and how 
    much time it took?
    
    Thanks.
    
    
    
    
    
    

    ReferenceAuthor
    [openrisc] setting the stall bit using GDBMichael
    Re: [openrisc] setting the stall bit using GDBDamjan Lampret

    Follow upAuthor
    Re: [openrisc] is Cray needed to synthesize ORPDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.