LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: SUNGYON@a...
    Date: Thu, 19 Jun 2003 16:44:59 +0900
    Subject: [openrisc] Ethernet Core Verification with dedicated testbench language
    Top

    
    It seems that there are many person who know EDA tool, specman-elite &
    e-languege.
    I'm planning the verification of ethernet core(Igor Mohor)  with
    specman-elite e testbench.
    
    Have been there any trial to do this?
    
    If someone is in the process of doing this, the intermediate results will
    be very helpful for me to complete the e verification.
    And there have been no trial, I will newly start the work.
    There exists reusable E testbench IP for ethernet core, but the testbench
    IP is commercial product of Verisity inc. So I plan to create the E
    testbench.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.