LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: kevin@o...
    Date: Wed, 18 Jun 2003 14:25:17 -0100
    Subject: Re: [openrisc] How can i synthesize or1200?
    Top

    
    
    ----- Original Message ----- 
    From: hy kim <boina9456@h... > 
    To: openrisc@o...  
    Date: Wed, 18 Jun 2003 15:35:15 +0900 
    Subject: Re: [openrisc] How can i synthesize or1200? 
    
    > 
    > 
    > kevin@o...  wrote: 
    > 
    > >hi,all 
    > >    i have got the source code from the cvs,and changed 
    > >the "xsv_fpga_top.prj" in the 
    > "xess\xsv_fpga\orp_soc\syn\synplify" to let 
    > >synplify find the files.but when i synthezised it ,synplify 
    > told me several 
    > >files couldn't be found.then i copy those files from 
    > ".old".this time 
    > >synplify runs well.but complie takes such a long time!i waited 
    > half an 
    > >hour and stop it.my PC is P4 2.4 and 256MB memory.can anyone 
    > tell me 
    > >if this is normal? 
    > > 
    > > 
    > > 
    > > 
    > > 
    > I guess that sram memory are too much. 
    > 
    > Please comment a line "'define SDRAM_GENERIC" in 
    > rtl/mem_if/sram_top.v 
    > and retry. 
    > 
    > Regards. 
    > 
    > hy kim 
    > 
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.