LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Damjan Lampret" <lampret@o...>
    Date: Wed, 7 May 2003 14:18:50 -0700
    Subject: Re: [openrisc] VHDL and AMBA
    Top
    Hi Pontus,
     
    1. There is no VHDL version. But if you make one, probably there will be people interested to use it.
     
    2. No discussion so far.
     
    regards,
    Damjan
     
    ----- Original Message -----
    From: P.Andren@t..." title=P.Andren@t...>Pontus Andrén
    Sent: Tuesday, May 06, 2003 1:46 PM
    Subject: [openrisc] VHDL and AMBA

    Hi
     
    My name is Pontus Andrén and have just started to subscribe to the mail list. I hope it's ok to ask some questions (I have already searched the mail archive, but not found the answers there).
     
    Two questions:
     
    1. Is there a VHDL version of the or1200? If not, is there any enterest of doing a VHDL version?
     
    2. Have there been any discussion about interfacing the core to AMBA AHB bus as an option to the Wishbone bus?
     
    Regards
     
    /Pontus
     

    ReferenceAuthor
    [openrisc] VHDL and AMBAPontus Andrén

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.