LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Pontus Andrén <P.Andren@t...>
    Date: Tue, 6 May 2003 22:46:07 +0200
    Subject: [openrisc] VHDL and AMBA
    Top
    Hi
     
    My name is Pontus Andrén and have just started to subscribe to the mail list. I hope it's ok to ask some questions (I have already searched the mail archive, but not found the answers there).
     
    Two questions:
     
    1. Is there a VHDL version of the or1200? If not, is there any enterest of doing a VHDL version?
     
    2. Have there been any discussion about interfacing the core to AMBA AHB bus as an option to the Wishbone bus?
     
    Regards
     
    /Pontus
     

    Follow upAuthor
    Re: [openrisc] VHDL and AMBADamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.