|
Message
From: "Damjan Lampret" <lampret@o...>
Date: Wed, 23 Apr 2003 17:25:33 -0700
Subject: Re: [openrisc] memory question
I don't know if you mean the same flash prefix logic as I am, but there was
a simple logic fix to start execution from flash from address 0x100 and then
move sram to 0x0 and flash above.
regards,
Damjan
----- Original Message -----
From: <mrmclean@c...>
To: <openrisc@o...>
Sent: Tuesday, April 22, 2003 4:33 PM
Subject: [openrisc] memory question
> All,
> I'm converting the SOC demo that ran on the XVS-800 to a FPGA board
> that has only SRAM (similar to the Avnet board). I looked through the
> verilog at the top level and noticed it was changing the flash prefix for
> decoding flash accesses. I am still not sure of the big picture here, is
> the xess demo running from flash and the sram is used for data?
>
> Thanks
> Mark
>
>
|
 |
Browse
