LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openppc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Sven <luther@d...>
    Date: Thu, 8 Nov 2001 18:26:22 +0100
    Subject: Re: [openppc] Pegasos PPC Motherboard
    Top

    On Thu, Nov 08, 2001 at 12:39:39AM +0100, Bernhard Naegele wrote:
    > >
    > > Well, my understanding is that the G5 includes the memory subsystem and the
    > > rapidio/HT bus. Don't know how AGP will work with this, but i guess it will
    > > be an independent HT/rapidio device, with an AGP bridge or something such.
    > >
    > 
    > Why having AGP / 3GIO / HT for connecting graphic? Wouldn't it be the best 
    > way to have graphic-chips with direct RapidIO interface?
    
    If you can convince the graphic chip builder to do it, most probably they will
    go with AGP at first, and then with the highest market solution, probably HT
    at first at least (note that HT is already used by ATI and NVidia i think for
    their chipset solutions.)
    
    Friendlym
    
    Sven Luther
    
    
    

    ReferenceAuthor
    [openppc] Pegasos PPC MotherboardAlasdair Ferro
    Re: [openppc] Pegasos PPC MotherboardAlasdair Ferro
    Re: [openppc] Pegasos PPC MotherboardSven
    Re: [openppc] Pegasos PPC MotherboardBernhard Naegele

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.