LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Umair Siddiqui<umairsiddiqui84@g...>
    Date: Tue Jan 15 18:17:04 CET 2008
    Subject: [oc] dual core...
    Top
    check out
    http://www.opensparc.net/

    On 1/14/08, amir.yazdanbakhsh@g... <amir.yazdanbakhsh@g...> wrote:
    > Dear friends:
    >
    > I want to implement a dual core cpu with VHDL...but now i have not any
    > idea about it...I'd be thankful if anyone can help me about it...
    >
    >
    > Sincerely yours
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >

    Follow upAuthor
    [oc] dual core...Amir Yazdanbakhsh

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.