LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: druidfly at gmail.com<druidfly@g...>
    Date: Mon Dec 17 04:42:57 CET 2007
    Subject: [oc] vhdl code for SPI master slave core
    Top

    ----- Original Message -----
    From: ai9824@w...
    To: cores@o...
    Date: Tue, 19 Nov 2002 22:56:14 -0100
    Subject: [oc] vhdl code for SPI master slave core

    >
    >
    > hai ,
    >
    > Iam looking a vhdl code for serial peripheral interface master
    > slave core
    > and its testbench with bit rates generated in master mode as
    >
    > 2, 4, 8,16,128,256
    >
    > if any body have this code please help me
    >
    > have a nice day
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.