|
Message
From: Mark McDougall<markm@v...>
Date: Tue Oct 9 13:55:41 CEST 2007
Subject: [oc] 16550 for Altera Avalon / SOPC-Builder
John Day wrote:> There are two it seems, is their one you would suggest?
I've had experience with this one...
<http://www.opencores.org/projects.cgi/web/uart16550/overview>
I don't have experience with the other, so I can't recommend either over
the other. There are open bugs, and it doesn't support non-FIFO mode, but
it appears to be satisfactorily functional.
> I am very much a newbie so it looks like to time to take my heart in my
> hands and figure this out!
You'll need to create a new SOPC component, which does little more than
map wishbone signals to Avalon signals. They're pretty obvious, with the
possible exception of WB_ACK, which is equivalent to waitrequest_n.
Regards,
--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, <http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
|
 |
Browse
