LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: big one<bigone@q...>
    Date: Sun Sep 23 16:51:37 CEST 2007
    Subject: [oc] Multi Valued Logic CPU Design Project
    Top
    Ordinary CPU use dual logic / binary logic 0 and 1.
    Multi Valued Logic use more than 2 values.

    According to Prof Moraga, Multi Valued Logic (MVL) CPU can run Operating System for Binary system using minimum as 0 and maximum as 1. The MVL can be manufactured using Silicon and Germanium (SiGe). Advantage of MVL:
    With 16 bit CPU, the flat memory address space is 43 Megabytes (16 x 16 x 16).
    Intel had released MVL based Flash RAM.

    Is there any plan to create MVL CPU project on Opencores.org?
    Thank you.

    _____________________________________________________________
    = You want FREE web-based email ?
    = You want your own @qon.lao.net address??
    = Then you want LaoNet's WebMail !
    = Get it at http://webmail.lao.net !!

    Follow upAuthor
    [oc] Multi Valued Logic CPU Design ProjectGuy Hutchison

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.