LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: beeraka at gmail.com<beeraka@g...>
    Date: Sat Sep 15 22:57:35 CEST 2007
    Subject: [oc] the errors of "tests.v" module?
    Top

    Are you trying to compile .h files too. Usually you get this error in
    Modelsim when you try to compile .h files using vlog statement..

    -- parag


    ----- Original Message -----
    From: xinjianhong at 163.com<xinjianhong@1...>
    To:
    Date: Thu Sep 13 06:48:31 CEST 2007
    Subject: [oc] the errors of "tests.v" module?

    > hi,
    > At first,thanks for your AC'97 source code.
    > when I do the compile by Modelsim there is some errors with
    > the "tests.v" file,
    > I.E.
    > ** Error: E:/work/AC97/ac97_ctrl/bench/verilog/tests.v(76): (vlog-
    > 2155) Global declarations are illegal in Verilog 2001 syntax.
    > ** Error: E:/work/AC97/ac97_ctrl/bench/verilog/tests.v(103):
    > Undefined variable: wb_busy.
    > ** Error: E:/work/AC97/ac97_ctrl/bench/verilog/tests.v(104):
    > Verilog
    > Compiler exiting
    > all others is OK,if u give me some suggestion i will be very happy.
    > thank you very much!
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.