|
Message
From: g-sus at gmx.li<g-sus@g...>
Date: Sun Sep 2 15:52:10 CEST 2007
Subject: [oc] i2c Slave Design Ideas
I am trying to implement an i2c slave and asking myself if i need a
clock or can use the incoming SCL as clock. i am a real vhdl newbie
and build a slave that triggers on the rising edge of the SCL line for
reading the data ( except start and stop of course) and triggers on
the falling edge in order to set the statemachine (which determines
the next action) to the next state. Is this a correct and adequate way
for building an i2c slave ?
thnx for your help ..
|
 |
Browse
