LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Fabrizio Fazzino<fabrizio@f...>
    Date: Mon Feb 19 16:48:03 CET 2007
    Subject: [oc] Problem with OpenBoot PROM in S1 Core
    Top
    Hi all,
    on OpenCores there's the beta version of the S1 Core,
    a derivative design of the OpenSPARC T1 released by
    Sun Microsystems. The S1 is single core and features
    a wishbone master interface.

    At the moment the biggest problem with the S1 Core is
    probably a software issue, since while reading the
    OpenBoot code the SPARC Core inside the S1 the simulation
    hangs.

    The bug is detailed here:

    http://www.opencores.org/ptracker.cgi/view/s1_core/265

    If you have some experience with OBP (OpenBoot PROM)
    you could probably help to find what's going wrong.

    Thanks in advance,

    Fabrizio


    --
    ============================================
    Fabrizio Fazzino - fabrizio@f...
    Fazzino.IT - http://www.fazzino.it
    ============================================


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.