LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: faq78 at yahoo.com<faq78@y...>
    Date: Fri Jan 19 14:21:24 CET 2007
    Subject: [oc] NEW ! AES (Rijndael) IP Core
    Top
    how can i download the Free AES IP core available here

    ----- Original Message -----
    From: Rudolf Usselmann <rudi@a...>
    To: cores@o...
    Date: Sat, 9 Nov 2002 16:38:42 +0700
    Subject: [oc] NEW ! AES (Rijndael) IP Core

    >
    >
    >
    >
    > This is a AES Rijndael IP core written in verilog. This is
    > a complete implementation cipher, inverse cipher and
    > 128 bit key expansion.
    >
    > I know there is another AES Rijndael project going on,
    > which is in VHDL. It has been going on for 8 months now
    > and is still not complete. I could not reach the 3 authors
    > via email, so I just wrote my own version (took me only 5
    > days !).
    >
    > Cheers !
    > rudi
    > ------------------------------------------------
    > www.asics.ws - Solutions for your ASIC needs -
    > FREE IP Cores: http://www.asics.ws/free_ip.shtml
    > ----- ALL SPAM forwarded to: UCE@F... -----
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.