LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Shawn Tan<shawn.tan@a...>
    Date: Sat Dec 30 13:46:19 CET 2006
    Subject: [oc] (Improve Verilog skill) Recommend CPU core with good document and coding?
    Top
    On Saturday 30 December 2006 13:05, zhushenli@g... wrote:
    > So, I want to read through a small CPU core (I prefer line <10k) to
    > improve my Verilog coding reading/writing skills. Please recommend a
    > small open CPU core or other things with good document and coding
    > style.

    <shameless plug>
    The ae18 core is a PIC18 compatible core. It has abou 1k lines of code. If you
    are familiar with the PIC18, then, there isn't a need for documentation.
    </shamelessplug>

    --
    with metta,
    Shawn Tan

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.