LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: sp_mclaugh at yahoo.com<sp_mclaugh@y...>
    Date: Fri Sep 29 02:13:08 CEST 2006
    Subject: [oc] Wishbone-WD Peterson-Round Robin Arbiter
    Top
    Hello,

    I obtained some VHDL code for a round robin arbiter. It was originally
    written by WD Peterson of Silicore in 2001. It is available (along with
    other code) from an archive posted in this forum at:

    http://www.opencores.org/forums/cores/2005/11/001876

    I am a bit confused as to what the LASMAS state machine is doing.
    What is the function of the "EDGE" signal? If anyone can explain the
    process called "LASMAS_STATE_MACHINE", it would be much
    appreciated. Alternatively, if anyone knows how to get in touch with
    the original author, that would be helpful as well (the silicore.net domain
    doesn't seem to work anymore, so his email with that company is
    probably not working). Thanks.

    Sean

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.