LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Tan<tanu_ana@y...>
    Date: Sun Aug 27 17:11:25 CEST 2006
    Subject: [oc] Regarding JOP
    Top

    Thanks Martin.

    >>You could upload your code to a website and provde a link to it
    >>in the posting. That's a less intrusive way ;-)

    Alright Martin. I shall do this henceforth.

    >>Do you want to run your design in hardware (FPGA) or just in
    >>a ModelSim simulation?

    Both. So I would need to have UART enabled.

    >>If you want to run it in an FPGA you need the UART. How would
    >>you download the Java program without a communication path
    >>between your PC and JOP?

    >>Even in the ModelSim simulation the UART makes sense. You
    >>can debug your Java program with print outs. System.out.println()
    >>goes to the UART.

    >>So, there is no reason to remove the UART from the design.

    Got it ! I shall rectify this.

    >>looks, like you are only using transmit. No receive
    >>port, right?

    Yes thats how it is.

    >>JOP (and each processor) will do nothing usefull without a program!
    >>So you have to write your application (for JOP in Java) and download
    >>it to the RAM.

    Cheers Martin. I shall do this tomorrow and revert to you with my results
    (and new queries if any :-) )

    Thanks again...Tan.

    p.s I have acknowledged all your help in the introduction of my Project
    thesis work. I shall be uploading it to opencores.org after my launch and
    presentation scheduled on the 1st of Sept.


    Martin Schoeberl wrote:
    >
    > Hi Tan,
    >
    >> That was not my intention Martin. I had to resort to asking you to have a
    >> look at my code as I had no other option and I was unable to clearly
    >> explain
    >> my problem. I thought showing you my code would give you an idea of the
    >> problem.
    >
    > You could upload your code to a website and provde a link to it
    > in the posting. That's a less intrusive way ;-)
    >
    >> As per your advice yesterday, I enabled the mem_sc_if.vhd back. If you
    >> remember you had once advised me to change the scio_dspio.vhd. I had
    >> changed
    >> it by replacing the ac97 component with I2S.Additionally the
    >> scio_dspio.vhd
    >> had a counter,a UART, a usb and sc2wb. Since I wanted to use only sc2wb,
    >> I
    >> disabled the UART and the USB blocks.
    >
    > Do you want to run your design in hardware (FPGA) or just in
    > a ModelSim simulation?
    >
    > If you want to run it in an FPGA you need the UART. How would
    > you download the Java program without a communication path
    > between your PC and JOP?
    >
    > Even in the ModelSim simulation the UART makes sense. You
    > can debug your Java program with print outs. System.out.println()
    > goes to the UART.
    >
    > So, there is no reason to remove the UART from the design.
    >
    >> I am pasting the modified code below:
    >> -- SimpCon Wishbone bridge
    >> cmp_wb: entity work.sc2wb generic map (
    >> addr_bits => SLAVE_ADDR_BITS
    >> )
    >> port map(
    >> clk => clk,
    >> reset => reset,
    >> address => address(SLAVE_ADDR_BITS-1 downto 0),
    >> wr_data => wr_data,
    >> rd => sc_rd(1),
    >> wr => sc_wr(1),
    >> rd_data => sc_dout(1),
    >> rdy_cnt => sc_rdy_cnt(1),
    >> wb_out => wb_out,
    >> wb_in => wb_in );
    >
    > looks ok, that's the same as in scio_dspio.vhd.
    >
    >> tx_i2s_sck : out std_logic;
    >> tx_i2s_sd : out std_logic;
    >> tx_i2s_ws : out std_logic; >> tx_i2s_int :out std_logic; > > looks, like you are only using transmit. No receive > port, right? > >> This is the top module entity.The synthesis works fine but during >> simulation,when I force the value to wr_data,there is no respone from >> tx_i2s_sd. Do you see anything obviously wrong in what I have done? > > Yes, this is the main issue. > > Think about a processor (JOP is a processor). When you force just > a value on the data bus, where the processor usually reads instructions > and reads and writes values. What you you think what the processor > will do? > > JOP (and each processor) will do nothing usefull without a program! > So you have to write your application (for JOP in Java) and download > it to the RAM. > > Start with a simple 'Hello World' and run this in the simulation > or on the real hardware. Use the unmodified code first!!! > > Than add your I2S interface and see if 'Hello World' still > runns. > > That's my way to perform changes to a unknown project. First > get it unmodified running THAN apply the changes. I do this > even when I'm working with JOP - first a clean, working > strating point. > > Cheers, > Martin > _______________________________________________ > http://www.opencores.org/mailman/listinfo/cores > > -- View this message in context: http://www.nabble.com/Regarding-JOP-tf2059840.html#a6007672 Sent from the OpenCores - IP Cores forum at Nabble.com.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.