LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mark McDougall<markm@v...>
    Date: Fri Feb 3 00:44:51 CET 2006
    Subject: [oc] ata-3 IP-core
    Top
    jverhoeve@g... wrote:

    > In the cvs multiple files are available, but there is not mentioned
    > which one is the top level one. So I don't really know if it is
    > "controller.vhd" or "atahost.vhd".

    strangely enough, the top level is called "atahost_top.vhd"

    > In my believe, it should be "atahost.vhd". But there are also ATA
    > signals available next to the wishbone signals. Do I only need to
    > handle the wishbone signals and can ignore the ata signals?

    Read the docs (pdf) that come with the core. They are quite easy to
    understand and explain all you need to know about the interfaces
    (wishbone and ATA).

    Might I suggest you spend a little more time investigating what you
    already have at your fingertips?

    Regards,

    --
    Mark McDougall, Engineer
    Virtual Logic Pty Ltd, <http://www.vl.com.au>
    21-25 King St, Rockdale, 2216
    Ph: +612-9599-3255 Fax: +612-9599-3266


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.