LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: David Brochart<david.brochart@f...>
    Date: Wed Mar 2 18:05:25 CET 2005
    Subject: [oc] a bit of newbie advice ..
    Top
    > Hi,
    >
    > I'm a bit new to verilog and I have the situation where I want to generate
    > a clock
    > from a clock available on the board, however the ratio is 3.5:1 i.e. I want
    > a
    > 8 MHz clock from a 28MHz clock source.
    >
    > Does anybody have any hint's or pointers in the right direction ?
    >
    > Right now I am thinking of adding a secondary clock source, but I would be
    > glad if
    > I could avoid it :-) .
    >
    > / regards, Lars Segerlund
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >

    Lars,

    You could do something like this:
    _ _ _ _ _ _ _
    | |_| |_| |_| |_| |_| |_| |_ 28MHz clock
    _______ _______
    | |_______| |___ 8MHz clock (on average)

    Regards,

    David.

    ReferenceAuthor
    [oc] a bit of newbie advice ..Lars Segerlund

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.