LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Ho, Wen Jei x4297<who1@r...>
    Date: Wed Nov 24 14:58:41 CET 2004
    Subject: [oc] VHDL to Verilog Convereter
    Top
    This is what I got in 2003 from X-tek. Never able to get it do the job.
    Instead, I used Mentor HDS to read in VHDL, convert it to graphic,
    and then convert it to Verilog. After that manually edit some bugs.

    Wen

    -----Original Message-----
    From: attachment.bin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.