LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: vex_helix at yahoo.ca<vex_helix@y...>
    Date: Thu Nov 18 03:18:59 CET 2004
    Subject: [oc] bcd to binary conversion
    Top
    Hello,

    I am a beginning verilog programmer and was sucessful in simulating the
    bcd to binary converter using altera quartus/max+. Could someone
    describe me using example how I can simulate it successfully using the
    inputs? This is how I tried. I kept ce_i to "1" all times. first posedge
    reset="1" 3rd posedge start="1" .. and my data is always on the input
    wires. I get a binary output of all 0's. please help. :(

    Thanking you,
    Wally R.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.