LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Victor the Cleaner<jonathan@c...>
    Date: Fri Oct 15 19:38:16 CEST 2004
    Subject: [oc] pardon me if this is a faq...
    Top
    ...but I looked in the faq and it wasn't there.

    A couple of years ago there was discussion of Verilog-to-VHDL
    translators, and someone indicated there were a couple to be
    found at http://www.verilog.net/free.html . I just looked and
    couldn't see any sign of them. Anyone know where they've moved
    to or what else might be available at present?

    Thanks much.

    Jonathan


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.