LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: nico at seul.org<nico@s...>
    Date: Tue Sep 28 14:11:25 CEST 2004
    Subject: [oc] Parallel Array Processor Project
    Top
    > On Tue, 28 Sep 2004 nico@s... wrote:
    >
    >> > MathStar - building coarse grained FPGA like chips where the LUTs are
    >> > replaced
    >> > by something similar to a FSM with routing channels:
    >> >
    >> > http://www.mathstar.com/
    >> > http://www.eeproductcenter.com/pld-fpga/review/showArticle.jhtml?articleID=21401410
    >> >
    >>
    >> its funny to see that's look so much like what we speak about.
    >
    > I don't get it. How is this different from SIMD machines like the old CM-1
    > or Masspar systems (apart from the fact that it's a single chip)? I mean,
    > what makes mathstar like FPGAs rather than processors?
    >

    more routing ressources, more way to configure it independantly, IMHO.

    nicO

    > Graham
    >
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >


    ReferenceAuthor
    [oc] Parallel Array Processor ProjectGraham Seaman

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.