LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: verno at analogic-computers.com<verno@a...>
    Date: Tue Sep 28 11:13:56 CEST 2004
    Subject: [oc] memctrl
    Top
    Hi All,

    I'd like to inqure have anybody used the memory controler which was
    coded by Rudolf Usselman?

    I use it in assincron mode with a flash, I can erase sector, write, and
    read. The flash has a 16 bits data bus, and the memory controler also
    16 bits mode. When I read from the flash the controler put the address
    to the address wire and in the same chip enable cycle increment the
    address (because to assemble two 16bits to one 32 bits). When it
    happend my AMD memory on the upper 16bits give me full ones.

    My question is that could this device read two 16 bits in two individual
    chip enable cycle and after it could assemble to 32bits?

    Thank you yours anwsers.

    Best regards:

    Erno Varga

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.