LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Igor Mohor<igorm@o...>
    Date: Wed Sep 15 11:28:21 CEST 2004
    Subject: [oc] Question on MIIM of Ethernet MAC Controller
    Top
    Hi, Haojian.


    Why don't you take something simpler for a start?
    MdoEn is delayed 2 cycles because it works with the combination with Mdo
    (that can be changed twice).
    Look at the Mdo and you should understand.


    Regards,
    Igor


    > I'm a newbie. So I select Ethernet MAC Controller project as my first
    > studying project.
    >
    > While I am reading the MIIM of the controller, I am confused by
    > eth_outputcontrol.v.
    >
    > In this file, MdoEn_2d, MdoEn_d, MdoEn are used. While MdoEn is
    > replaced by MdoEn_2d, it will cost 3 MDC cycle. ShiftBit will be sent on
    > Mdc rising edge. Is MdoEn delayed by 2 MDC cycle? I'm confused. Could
    > you help me?
    >
    > Thanks
    >
    > Haojian Zhuang
    > a_roald@h...
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >

    ReferenceAuthor
    [oc] Question on MIIM of Ethernet MAC ControllerA_roald

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.