LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: kenneth.l.martin at boeing.com<kenneth.l.martin@b...>
    Date: Mon Apr 19 20:06:44 CEST 2004
    Subject: [oc] i2c slave model
    Top
    Hi,

    I need a slave to simulate my Opencore Master I2C design against. Can
    I get a copy of Scott's.

    ----- Original Message -----
    From: rchristian@c...
    To: cores@o...
    Date: Wed, 8 Oct 2003 19:46:30 +0200
    Subject: RE: [oc] i2c slave model

    >
    >
    > Not polished is not a problem. I have coded up an I2C master for a
    > design I am working on and am looking for something to test it
    > against.
    > Is this code still available?
    >
    > Ron
    >
    > ----- Original Message -----
    > From: "Morris, Scott J" <morris.scott@p... >
    > To: "'cores@o... '" <cores@o... >
    > Date: Tue, 29 Oct 2002 12:31:47 -0800
    > Subject: RE: [oc] i2c slave model
    >
    > >
    > >
    > > I have a form of a I2C slave in VHDL. It's not in the
    > polished
    > > state that
    > > most of the opencore projects are in. And what I have is a
    > > specific
    > > implementation. I'm using this I2C slave to act as a sentry
    > or
    > > gate for
    > > other I2C components. You send the gate's address and the
    > gate
    > > connects the
    > > other I2C devices onto the SDA and SCL lines. It disconnects
    > the
    > > devices
    > > once a stop signal is sent. This allowed me to have several
    > > identical
    > > boards, with I2C devices on them, that could be individually
    > > addressed.
    > > I've implemented it in a XC9536 and have been able to
    > communicate
    > > with it.
    > > It hasn't been rigorously tested and probably won't be (at
    > least
    > > not by me,
    > > project was cut back). But you are welcome to have a look.
    > >
    > > Scott
    > >
    > > > -----Original Message-----
    > > > From: ckh827@h... [mailto:ckh827@h... ]
    > > > Sent: Tuesday, October 29, 2002 11:55 AM
    > > > To: cores@o...
    > > > Subject: [oc] i2c slave model
    > > >
    > > >
    > > >
    > > >
    > > > HI, I need a VHDL version of i2c slave model(not
    > verilog).
    > > Anybody
    > > > know where I can find it? I tried so hard to code it but
    > has
    > > no
    > > > progress. Any help is appreciated.
    > > >
    > > >
    > > > ken
    > > >
    > >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.