LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ed at anuff.com<ed@a...>
    Date: Mon Mar 29 08:17:43 CEST 2004
    Subject: [oc] Memory Controller performance
    Top
    I'm wondering what the performance of the Memory Controller core
    should look like when synthesized for a Spartan-2e. According to the
    documentation for the Memory Controller, if using PC100 SDRAM
    memory, the wishbone clock should be run at 200MHz and the memory
    clock should be run at 100MHz. I don't seem to be getting timing
    reports from XST anywhere near that.

    Ed


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.